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Abstract—This paper presents a novel resistive-only
Binary and Ternary Content Addressable Memory
(B/TCAM) cell that consists of two Complementary
Resistive Switches (CRSs). The operation of such a cell
relies on a logic→ON state transition that enables this
novel CRS application.
I. Introduction
Linn et al. [1] introduced a new paradigm by exploit-
ing two serially connected non-volatile resistive memory
devices (memristors [2]) with opposite polarities. The
structure uses a High Resistance State (HRS) and a Low
Resistance State (LRS) to encode either logic “0” or logic
“1”. Consequently, the overall resistance of such device is
always around HRS, resulting in significant reduction in
the parasitic current paths through neighbouring devices,
known as the sneak-paths currents. This device is referred
to as a Complementary Resistive Switch (CRS). Fig. 1
summaries the CRS functionality. If p and q indicate
resistances of the memristors A and B, respectively, four
different states can be observed. For example, p/q ←L/H
indicates LRS for p (memristor A) and HRS for q (mem-
ristor B), which is selected as a logic “1”. Note that the
H/H state only occurs once in a fresh device. Transitions
between the other three states depend on the potential
difference across the device terminals. These transitions
can be identified by two SET and two RESET thresholds.
Absolute values of these thresholds are approximately
similar [1], [3].
Two transitions are possible: logic→logic and
logic→ON. The first transition indicates a change from
L/H (“1”) to H/L (“0”) or vice versa. This transition needs
a high applied voltage > Vth,RESET that results a current
spike. While a logic→ON transition requires a voltage
that lies between the SET and the RESET thresholds.
These transitions conditionally occur depending on the
device initial state and the polarity of applied voltage.
This condition can be defined as a new fundamental
logic operation, known as the ‘material implication’,
IMP, [4], [5], [6]. This logic operation results in change
in q depending on the state of p that is shown as p
IMP q, ‘p implies q’ or ‘if p then q’. Rosezin et al. [7]
introduced crossbar logic via material implication that
we call logic→logic implication. While here we introduce
and use a logic→ON implication for CRS devices.
A logic→ON transition occur if Vth,SET < V (InA)-
V (InB) < Vth,RESET, and p ←L & q ←H (logic “1”).
Under these conditions state of q changes to L, which
shows that p IMP q. In this fashion, the device operation
can be considered as a Mealy finite state machine whose
output value(s) are determined both by its current state
and by inputs. Note that, here p and q are resistance states,
whereas in [7] they are input signals. In this situation,
p ←L & q ←L, a significantly large current can be
driven through the device compare to a logic state. The
logic→ON implication is the basic operation to design the
CRS-based CAM cell.
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Fig. 1. CRS device structure and logical definition of each combi-
nation.
Fig. 2 illustrates a behaviour similar to a CRS device us-
ing two formed memristors. This measurement highlights
that two bipolar memristors connected in series with oppo-
site polarities behave as a CRS device. A fully integrated
CRS I-V characteristics will be more symmetrical. The
asymmetry of the I-V curve is mainly due to: (i) using
two different memristors instead of a single CRS device,
(ii) different contact sizes of the two memristors, (iii)
and possibly fluctuations that affect memristive behaviour
during the initial irreversible electroforming process for
the memristors. The structure is like a memistor (note the
missing “r”) device [8]. A possible fabrication technique of
a three-terminal resistive switch (memistor) is introduced
in [9].
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Fig. 2. CRS device measurement using two memristor devices connected in series with no control applied to the middle electrode. The
green dot demonstrates starting point and the red dot shows final point of the experiment. Inset illustrates the memristor array and the
implementation of a CRS device characteristics by applying −2 V to +2 V voltage range. Fabrication steps and further details are available
in [2]. The red path in the inset shows the current.
The functionality of a CRS device is summarised in
Table I, where R′ shows the next resistance state, R
illustrates the initial resistance state, and output is a
current pulse or spike. After applying a positive or neg-
ative bias, depending on the polarity of memristors, the
device switches to either the “0” or “1” state. In Fig. 2,
the dashed Gray lines are threshold voltages for SET,
Vth,S1 and Vth,S2, and RESET, Vth,R1 and Vth,R2. In an
ideal case, Vth,SET = Vth,S1 = |Vth,S2| and Vth,RESET =
Vth,R1 = |Vth,R2|. A successful READ operation occurs if
Vth,SET < VREAD < Vth,RESET. For a successful WRITE,
Vth,RESET < VWRITE. Consequently, every voltage below
Vth,SET should not contribute any change in the device
state.
TABLE I
State transitions in CRS
R ∆V R′ Output
High (“1”) Vth,S1 < ∆V < Vth,R1 Low (ON) pulse
High (“1”) Vth,R1 < ∆V High (“0”) spike
High (“0”) Vth,R2 < ∆V < Vth,S2 Low (ON) pulse
High (“0”) ∆V < Vth,R2 High (“1”) spike
Low (ON) Vth,R1 < ∆V High (“0”) –
Low (ON) ∆V < Vth,R2 High (“1”) –
There are numerous applications for CRS-based
B/TCAM, including pattern matching applications in
real-time network intrusion detection, network packet
routing, DNA sequencing [10]. Inclusion of CRS devices
within a three dimensional hybrid CMOS/nanodevice ar-
chitecture enables improvements in throughput, density,
and power performance relative to state-of-the-art designs
[10], [11].
II. Proposed CRS-based CAM Cell
The proposed structure uses the in-situ computing of
memristor and CRS devices, as described in [5]. Here,
however, it is compatible with the four-dimensional CMOL
(CMOS MOLecular scale devices) architecture that is
described in [12] and as its unique feature, it contains
CRS devices that is stacked on top of the CMOS layer(s).
Fig. 3 summarises the idea. The grey and white modules
in Fig. 3 (a) represent the CMOS domain and the nano do-
main implementations, respectively. The red (rectangular)
and blue (circle) dots correspond to via connections from
the CMOS domain to the nano domain. The implemen-
tation is compatible with the CMOL architecture using
a Field Programmable Gate Array (FPGA) type struc-
ture [12]. The trade-off analysis between other methods
in implementing the interface between the CMOS and the
nano domain is beyond the scope of this letter. Each cell
represents a CAM cell that is entirely implemented in the
nano domain. Fig. 3 (b) illustrates the CAM cell structure
that works for binary CAM and a more flexible type,
ternary CAM, applications. For simplicity, the dot colours
are chosen to be identical with the via colours in [12].
It has to be stated that connecting the middle electrode
(the black line in the CRS symbol) is not allowed because
it, firstly, creates new sneak-path currents and, secondly,
affects the expected functionality of CRS devices.
Fig. 3 (c) demonstrates the cell functionality. Possible
combinations are shown in Fig. 3 (c)-(i) to -(v). If the
stored data (D) in the complementary cell (consisting
of D and D¯) is “1” and it is matched with the comple-
mentary select lines (SL and S¯L) during the evaluation
phase (active En), no path is between the pre-charged
ML and SLs. Likewise, if D = SL =“0”, ML remains
charged (for D and SL vectors all the elements must be
matched). The only possibility to discharge ML is the in
situation that has been defined as logic→ON implication.
This situation can only happen either when D =“1” and
SL =“0” or D =“0” and SL =“1”. This path is shown
with the dashed red arrows and the corresponding ON
state device is also highlighted. Either of the combinations
indicates a mismatched situation a voltage drop occurs on
the corresponding ML. Details of the crossbar design and
applied voltages are described in [3].
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Fig. 3. The CAM system, (a), and proposed cell (b). Design is
compatible with CMOL architecture. The blue and red via contacts
between the CMOS FPGA type array and CRS-based array high-
lights this compatibility. The logical operation of the B/TCAM cell
is shown in (c). ML =C and d demonstrate charged and discharged
ML, respectively. Further information regarding the density and the
connections (via) between the nano and CMOS domain can be found
in [10].
The proposed cell can handle TCAM operation. If a
protocol for stored “don’t care” (X) bits can be approved
as applying a high voltage (“1”) to the both select lines
when bypassing the stored bit is desirable, the logic→ON
conditions will never be satisfied and the device keeps its
stored data.
A 64 × 8 CAM is simulated and its function is con-
firmed. In this implementation 16 select lines and 64 match
lines are required. Fig. 4 illustrates simulation inputs
and results. The stored memory pattern and the search
stream are randomly generated and shown in Fig. 4 (a)
and (b). For simplicity, in the presentation, we intention-
ally addressed only one (the 1st) match line, therefore, the
expectation is to see ML1 remains unchanged while all
other match lines are dropped. The voltage drop must be
detectable by the sense amplifier (SA) chain [3]. Nano-wire
parasitic resistors are also taken into account.
Figs. 4 (c) and (e) illustrate outputs of matched (solid
line) and mismatched (dashed lines) MLs and the evalu-
ation, En, signal (dashed line with circle symbols). The
only match line that remains unchanged after activating
the enable is the red one. The voltage drop right after
activating En occurs due to the fact that each ML acts as
the middle node of a voltage divider with an effective pull-
up and pull-down resistors. Therefore, another advantage
of CRS-based CAM is that the pull-down resistors are
initially RHRS, whereas a memristor-based array is highly
pattern dependent. Fig. 4 (d) demonstrates resistances of
two CRS devices, with stored logic “0” or “1” (dashed
line) and ON states (solid line). In the mismatched cells a
logic→ON transition is observed. The ON resistance of a
CRS device is equivalent to 2RLRS. The outputs then feed
into an array of SAs through the red via connections. The
design of these SAs requires a detail analysis of the array
output for finding optimum values for crossbar memory
parameters [3].
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Fig. 4. Simulation results using Cadence Spectre. The stored and
input patterns are shown in (a) and (b), respectively. (c) demon-
strates matched and mismatched MLs and the evaluation, En, signal.
The yellow region highlights a pre-charge step. (e) demonstrates a
more clear picture of (c). Approximately, 80 µs for the worst-case ML
to reaches the minimum detectable ∆V . (d) illustrates two resistor
samples (logic -either “0” or “1”- and ON states).
Increasing access time and decreasing energy dissipation
of of B/TCAMs are two trends that have been aggressively
pursued. Although, from the fact that comparing today’s
mature or advanced technologies with the emerging tech-
nologies is not quite fair, but a switching speed and energy
analysis of fabricated devices in [3], [4] illustrates that
applying higher voltage pulses exponentially increases the
switching speed and it reduces overall energy dissipation.
It is also observed that more than 80% of the total
power is consumed by the nanowires and the device itself
consumes 10-100 pJ dynamic energy (30 ns switching
time) [4], which is not an outstanding result compared to
low-power B/TCAMs. Resistive memories and in partic-
ular, CRS devices, demonstrate relatively robust opera-
tion, non-volatile memory, high scalability, and promising
experimental results for reducing switching time, while
maintaining a relatively switching energy, which make
them a serious alternative to the conventional CMOS
technology [1], [3], [7]. In addition, as the CRS technology
matures and the advanced transistor technologies continue
to face more challenges, the combination of these two
technologies will result in significantly more efficient and
denser designs [12].
III. Conclusions and Future Directions
This paper introduced a CRS-based B/TCAM cell. The
proposed cell has been mapped on a CMOL type architec-
ture by introducing via contacts between the CMOS and
the nano domains. Relatively robust, low-power, and scal-
able features of the CRS cell along with the CMOL’s ar-
chitectural flexibility introduce several advantages for the
proposed cell. The cell’s operation relies on the logic→ON
state transition that also introduces a novel application of
this CRS operation. The CRS-based B/TCAM and the ap-
plication of the logic→ON transition have potential impact
for stimulating pioneering work in CAM applications and
CRS-based computing. The projected aim is to design and
fabricate a CRS array utilising a non-destructive read-out
technique, similar to [13], to enhance overall performance
of the memory array and significantly reduce the total
number of refreshing cycles. This reduction is an important
factor since the endurance requirement in for CRS devices
will be relaxed with less refreshing cycles and it may be
further relaxed with the increase of memory density.
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